Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Viewing variable values in VHDL

Hi, I am quite new to VHDL and Quartus II. I have coded a 16x8 RAM using VHDL in Quartus but I don't know how to check it because I cannot view the array variable where the data is stored in wa...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

one error I found is that you switch the address:

signal Addr : unsigned (3 downto 0);

Addr <= (A0 & A1 & A2 & A3);

should be

signal Addr : unsigned (3 downto 0);

Addr <= (A3 & A2 & A1 & A0);