vho generation

The .vho file, is generated with BUFFER std_logic types instead of inout type, causing a bad simulation on modelsim.

If I change some pin assignments, the new vho is ok, but after another compilation the buffer std_logic returns for

all the outputs an inout signals. Any idea?