Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

VHDL Type Mismatch error at DorQ.vhd

Hi, I am trying to code for the following file DorQ.vhd but Quartus 2 keeps giving me an error of Error (10381): VHDL Type Mismatch error at DorQ.vhd(49): indexed name returns a value whose type does...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

You'll use slice names where required by the formal, e.g. 

ac1: acff port map (RIN, wire1(1 downto 1), wire0(1 downto 1), LIN);