VHDL templates for altera

How do you ensure that a VHDL code module is optimally implemented in an Altera device? I am aware that Quartus will do its best to ensure the compiled netlist is optimised for the current LEB ...