VHDL sensitivity list - synthesis

Quartus ignores sensitivity lists for synthesis. The logic produced is defined by the code signals used within the process.

From memory I cannot remember whether Quartus even produces a warning.

Modelsim on the other hand does make use of sensitivity lists so missing signals in the list can produce different behaviour between simulation and synthesis.