vhdl programming synchronization issues

You still havent posted the code or the testbench. And it's still not clear exacltly what the problem is. I suspect there is a bug somewhere, but without the code, a clear explination of what it does, and a testbench, it is very difficult to comment.