Forum Discussion

jpt13653903's avatar
jpt13653903
Icon for New Contributor rankNew Contributor
2 years ago

VHDL Parser Access Violation on 64-bit decimal literals

I have a VHDL-2008 file with the following line: constant TxFreqHz : std_logic_vector(63 downto 0) := 64d"3200000000"; -- 3.2 GHz This results in the following crash: Problem Details Error: ...
Hdl
SyafieqS's avatar
SyafieqS
Icon for Super Contributor rankSuper Contributor
2 years ago

Hi Bryn,


Seem to me like a bug in the compiler. Can you pass a small design that replicate the issue?

I can forward this to the developer to take a look.


jpt13653903's avatar
jpt13653903
Icon for New Contributor rankNew Contributor
2 years ago

Good day,

My apologies -- for some reason only the moderator reply got through to me as an email.

Anyway -- attached is a minimal example that generates the access violation.

Regards,

John-Philip