VHDL mod operator

OK Tricky for corrections,

but you said "Synthesis simply ignores sensitivity lists", sure ? So how D flip flop are created ?

@ varun_v16 : what error message did you get ?