Altera_ForumHonored Contributor10 years agoVHDL JK FlipFlop Error, Please help Hello. As you can see in the figure 1, We can make a JK flipflop with 2 ANDs and 2 NORs and two internal signals. So I've written a very simple code in ModelSim to make and simulate a JK FlipF...Show Moremultiple-attachments.zip482 KB
Altera_ForumHonored Contributor10 years agoOh yes, thank you. I corrected that still don't work. This project got canceled.
Recent DiscussionsHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorConnection bit order between hierarchyCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: