Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. Quartus® Prime

Forum Discussion

Onur99's avatar
Onur99
Icon for New Contributor rankNew Contributor
2 years ago

VHDL Input and Output port errors

hhggg

No RepliesBe the first to reply

Recent Discussions

  • dpcsu_e's avatar
    Agilex3 dcio parsing issue with RSU
    Solved
    10 minutes ago
    dpcsu_e
  • Jens's avatar
    Quartus did not start
    5 hours ago
    Jens
  • MichaelL's avatar
    Quartus/Signaltap complains about wrong version
    16 hours ago
    MichaelL
  • axel19's avatar
    Quartus 26.1: quartus_asm triggers quartus_pfg despite disabled generation flags
    17 hours ago
    axel19
  • FvM's avatar
    Quartus Prime Pro 26.1 - Where to find Documentation of new Signaltap features
    Solved
    18 hours ago
    FvM
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo