[VHDL] how to manage lib name depending on the design entry?

Hi All, I want to use the different library names for the same Le's say I have a VHDL file with the following lines: library mylib_1;use mylib_1.abc.all; But, when I'm go...