Altera_ForumHonored Contributor15 years agoVHDL: How to initialize RAM from file? Good timings! I find in internet-space this vhdl codе: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; USE IEEE.STD_LOGIC_...Show More
Recent DiscussionsCompilation error due to LPDDR5 I/O standard settingQuartus did not startQuartus Prim Pro: "Fatal Error: Segment Violation, Access Violation"Issues with downloadingError (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10