Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

VHDL default signal state bug ?

We tried to do a very simple thing: a demultiplexer that enables one of several gates according to the state of an n-signal vector. (Just static, no Flipflops involved.) So we defined a 2^n sig...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

std_logic_arith was never an IEEE standard. It was created by synopsys to bring together what everyone else had done in their own packages. Because numeric std wasnt around until vhdl '93 everyone adopted it.

VHDL '08 brings std_logic_arith packages all together again into IEEE standard packages.