VHDL code

Hello Guys I got this Code library ieee; use ieee.std_logic_1164.all; entity NewLUT is port ( clk : in std_logic; --encoder_a : in std_logic; data_in : in integer rang...