Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

VHDL code help!

Hi guys, I have written out this code, but it gave me error that type R1-R5 is incompatible with A-E. Please help !!!
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

All of the A-E inputs are a single std_logic.

R1-R8 are declared as integers.

I dont really know what you're trying to do? why not just input a load of integers?