verilog task passing values

In verilog ,I have doubt while passing different values of one argument to task eg:- module sample_ref(input wire clkA, rstA ,SA, output wire d); initial begin repeat(6) @(posedg...