Altera_ForumHonored Contributor13 years agoverilog sdram_dll moduleHi, I have to add an sdram_dll for my design, how can i have, or describe this module with verilog and thank you very much. cordally
Recent DiscussionsAutomatically added negative node for TDS output doesn't work with Agilex 5Design Space Explorer - *** Fatal Error: Access Violation at 0X000000001E19EB30Tensor block usageError (169008): Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N[1]Highlight similar instances of a selected word fails when scrollingSolved