Forum Discussion

Junyong's avatar
Junyong
Icon for Occasional Contributor rankOccasional Contributor
3 years ago
Solved

Verilog HDL Modeul instantiation error

Hello all, I'm trying to compile "Stratix 10-Tx PAM4 2x51 Gbps with SMA Design Example 18.1" with my Strati10 Tx Signal Integrity Dev Kit. I got an error message below during compilation: Error(1...
Hdl
  • FvM's avatar
    FvM
    3 years ago
    Hi,
    guess you are using a newer version than Quartus 18.1? The example design built with 18.1 will probably need IP regeneration or even some modifications to work with newer Quartus versions. Problems of this kind have been frequently reported.
SyafieqS's avatar
SyafieqS
Icon for Super Contributor rankSuper Contributor
3 years ago

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to https://supporttickets.intel.com/, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


p/s: If any answer from community or Intel support are helpful, please feel free to mark as solution, give Kudos and rate 5/5 survey