Verilog excess Three no out puts

thank you very much at first i had if else statements then i switched to the conditional statement only because i was so lost. Is there any advantage to using if statements vs the conditional statements? setting the value changed my values to all ones and after what you said it makes me think its my test bench is now the problem. I'm going to work on that before i re-post with my fixed code.