Altera_ForumHonored Contributor12 years agoVerilog code for sine pulse width modulation Hello every one.. I am very new to this quartus II, which I am using with FPGA (cyclone II). I have written some code for sine pulse width modulation (PWM) method, but after flashing that code into F...Show Moremultiple-attachments.zip35 KB
Altera_ForumHonored Contributor12 years agoAs I already told, the ramp generator does not work. Please reconsider it's basic operation.
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerhow to reduce clock skew between synchronous clockQuartus - Users getting license Notification with new license appliedQuartus messages web search goes to IntelIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?