--- Quote Start ---
Hello,
I am running into problems while trying to simulate a very simple design ( the design just consist of a vhd file generated by quartus to use a simple PLL ( one clock input, one clock output) ) to have some insights about how to simulate a design compiled with quartusII into the cadence tools.
Here is the situation:I am using cadence tools, and I wanted to see the behaviour of a PLL using the .vho file generated by quartusII.
I have compiled and elaborated it using ncvhdl and ncelab, (by the way, no problem to compile the library altera_mf and stratixii ).
When I simulate it a get no clock coming out of the PLL.
Then I changed the .vho by .vhd ( the design just contain one file, the one generated by quartus ) and the simulation works ( I get a clock out of the pll ).
I do not understand why the .vho file, so the .vhd file compiled with quartus differs from the compilation with ncvhdl ( a mean in a functional behaviour ). Any tips to know what's going on and how I could solve this problem?
I need to understand it to be able to simulate a much bigger design within ncsim... I'd like to use the vho file in my simulation to be absolutly sure of what I load in my device.
Tell me if you missed something here!
Thank you
--- Quote End ---
Yes, I have run into the same problems. we use Incisive simulation using scripts. It appears that using Quartus's MegaWizard .vho is a HIT or MISS operation. For example, I have the NCO. Nothing more. In order to simulate the NCO the .vho file had to be compilied by the Incisive simulator. However, another project was made and simply had just a PLL, like yours. This time using the .vho failed. So I used the .vhd and it simulated.
Altera really makes is confusing and apparently don't have a standard. They should have just one standard. If you have an IP core then to simulated it you use the .vho. Nothing else. They apparently don't care.
Further, Altera's material explaining 3rd party EDA really needs to be more comprehensive and explanatory.
Honored Contributor
