using verilog testbench while simulating in quartus II?

hi all. is there a way in which a verilog testbench file can be used to provide inputs for simluation in quartus II instead of using a vector waveform file? i am aware of the way to make ...