Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Using Verilog parameters across incremental compilation partitions

I am trying to compile a design that passes a Verilog (using the Verilog 2001 syntax of specifying parameters before ports) parameter down multiple hierarchies and partitions. The parameter is speci...