Forum Discussion
Altera_Forum
Honored Contributor
17 years agoHi pletz,
I´m not sure I fully understand. I am using VHDL, but is a .vqm file only for verilog? Also I have specified synplify pro as the synthesis tool in EDA settings, so I´m not too sure why quartus refers to it as "none".