Using Return-to-Zero in simulation verilog

what about the manchester decoder in verilog

can any body help in this for creating the verilog code for manchester decoder which would extract the clock itself from the incomming manchester data as it is a selfclocking coding system.

do anybody have implemented this and can i have the code for t he same