Forum Discussion
Altera_Forum
Honored Contributor
17 years ago --- Quote Start --- I understand, that you wan to implement a ternary signal. It's not directly provided by verilog, but could be emulated by two binary (std_logic) signals respectively a two-bit vector. --- Quote End --- When I say RZ I mean also Manchester Enciding. Could you plz elaborate more?