Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Using package in VHDL

Hi, I am wondering if anybody could give me any hints how get this work. I write a function in a package and try to use it. The function is 7 segment decoder which gets in decimal number. ---...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

--- Quote Start ---

You are missing one line 

LIBRARY work;
use work.SevenSegmentDecoding.all;

--- Quote End ---

work is always an implied library, like std.

But OP's problems:

1. You cannot drive signals from within a function. you have to drive them inside a process from the return value of a function ie.

my_seven_seg <= Integer2SevenSegment(7);

2. Although its legal VHDL to declare signals in packages, Altera will NOT support synthesising them. They are intended mainly as a debugging (in simulation) tool. Keep signals inside architectures.