Altera_ForumHonored Contributor14 years agousing a VQM file as input for the FITTER tool hello ; I have to load my design into a cart that contains 2 FPGA stratix IV so i will use the Analysis and Synthesis tool and generate the verilog quartus mapping file (VQM) that will be divided...Show MoreFLOW.jpg57 KB
Recent DiscussionsConnection bit order between hierarchyFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)