Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Use of permanently enabled tristate buffer

Hi, On an existing design, I've seen a gated clock output being buffered at the pin with a 'SOFT' buffer in series with a permanently enabled tristate buffer. As I am not familar with this arrange...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

You get a permanently enabled tristate buffer, if a signal is defined as inout but only used as output. Quartus isues a warning to remind you, that something may have been forgotten in the design definition.