Altera_ForumHonored Contributor11 years agoUse of buffered and unbuffered clocks in circuit I was examining the postfit results of my design and noticed that the fitter automatically inserted CLKCTRL cells into several of the clocks in my design. That is well and good but I noticed that in...Show More
Altera_ForumHonored Contributor11 years agoI bet he has gated clock. I will put my throat for the bet.
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: