Forum Discussion
Altera_Forum
Honored Contributor
11 years agoWhat is this "unnacceptable" time delay you are talking about? is that a failed timing path based on your sdc file? If thats the case, usually it's just easiest to increase the number of pipelining stages.