Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Uniphy DDR3 Controller has no afi_half_clk

I have instantiated a (soft) DDR3 controller for the MAX10 (Altera MAX10 FPGA Development Kit) with a half rate interface. The controller produces an afi_clk, but no afi_half_clk. I'm using Quartus 16.1 Prime Lite. It appears there was a problem with this in Quartus 12, but it is said to have been fixed.

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    8 years ago

    Hi,

    For Max10 DDR3, the afi_clk itself is already a half rate clk which is 150MHz. You shouldn't compare Max10 with older product family architecture.

    Feel free to checkout Max 10 device EMIF user guide doc.

    https://www.altera.com/documentation/sam1396240992710.html

    Thanks.

    Regards,

    spdl2001

    (This message was posted on behalf of Intel Corporation)
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    8 years ago

    Thanks, I eventually figured that out. Good to have confirmation.