Altera_ForumHonored Contributor13 years agoUnexpected large routing delay on input ports Hi there, When constraining some input ports with our design, we observed quite large delay on some ports as follows, most of which is consumed by routing elements. 0.000 0.000 ...Show More
Altera_ForumHonored Contributor13 years agoin that case remove A,B,C registers and read io register into state machine
Recent DiscussionsTiming analysis - long combinational pathDocker image for Quartus Pro 26.1 missing ?Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example DesignThe quartus license works with version 25.0 but not with version 17.0