Unconstrained paths of Generic Serial Flash Interface Intel FPGA IP

Hello I am using Arria 10 SX and I have in the QSYS Platform design the following IP: Generic Serial Flash Interface Intel FPGA IP After compilation finished I notice that in the Timing Analyzer – ...