Altera_Forum
Honored Contributor
Honored Contributorunconnect port warning.
when a instance port is not connected, Quartus report a connectivty issue. how to avoid this.
Forum Discussion
Altera_ForumHonored Contributor
Honored ContributorIn VHDL and verilog, any out ports left out are left open by default. But you must connect and input port to something if it has no default value, even if it's a constant.
WHy not post the actual error?
