Forum Discussion
Altera_Forum
Honored Contributor
12 years agoIn VHDL and verilog, any out ports left out are left open by default. But you must connect and input port to something if it has no default value, even if it's a constant.
WHy not post the actual error?