Unable to generate simulation files for avalon memory mapped read, write and slave IP

I have an existing QPP project, where I want to generate simulation files, so that I can better understand the inter module communication and data flow. I'm getting following errors in the generate d...