Forum Discussion
ContributorTypical timing analysis cyclone V (on top of existing slow/fast)?
Generally speaking, the slow timing model (what’s the slowest my design will run on the slowest device that met the speed grade, at the lowest voltage in spec and the highest temperature in spec) and the fast timing model(what’s the fastest my design will run on the fastest device, highest voltage and lowest temperature).
Ultimately, to ensure the reliability of your design, it is necessary to meet timing for all four timing corners.
The topic of timing models is quite complex, and I believe the best explanation can be found in the following document:
Hopefully that answer your inquiries.
Please let me know if you have any further questions or concerns.
Best Regards,
Richard Tan
p/s: If you find any answers from the community or Intel Support to be helpful, we encourage you to mark them as the best answer or rate them 4/5 in the survey.
Super ContributorHistogram reports aren't super useful here. Show the detailed slack path report (similar to what you posted 3 posts up) for the same path in the slow 100C and fast -40C corners. That way you can directly compare the results between different binned devices operating at the extremes of temperatures.
