Forum Discussion
Altera_Forum
Honored Contributor
14 years agoI assume that you're simulatin using Modelsim and a testbench.
Are you sure the you instantiate design to be simulated using the verilog name otf the file that contains the PLL? Do you have in you design directory the files: altpll0.v altpllo.qip etcetera?