Trying to integrate verilog file into vhdl project

Hi I'm sure this question has been asked before but I can't seem to find an answer to it. I am trying to use a verilog file in a vhdl project like this: u1 : entity work.sdram port ma...