Altera_Forum
Honored Contributor
14 years agoTri-state fanout converted to OR gate
Hi,
I'm writing Verilog code for an I2C expander with bidirectional 16-bit output. If I need to read the status of the pins into a register, which means I the tr-state output pins are connected to a reg variable (along with the output pins), I get the below mentioned warning from Quartus. Warning: Converted the fan-out from the tri-state buffer "i2c_expander_v2:i2c1|register_logic_v2:reg1|bidir_io:gpio15|io" to the node "i2c_expander_v2:i2c1|register_logic_v2:reg1|input_reg2[7]" into an OR gate This occurs for all the 16-bits. The device is Max II CPLD. Any help how I go about this? Ram