transmission gate with pmos and nmos

It depends what you mean by "analysis". Any Verilog simulator that handles propagation delays for gate-level logical (Boolean) primitives can handle propagation delays for cmos primitives as well. But transistor level timing analysis is much more complicated because you need to model the voltage and current swings. There are a variety of tools you can use based on the amount of timing accuracy you need.