Forum Discussion

johnt2's avatar
johnt2
Icon for New Contributor rankNew Contributor
1 year ago

timing setup failure when using altera_lvds_core20_iopll.

Hello, I am receiving several setup errors when using the altera LVDS deserializer IP in the IOPLL. afe_rx1|u0|lvds_0|core|arch_inst|internal_pll.pll_inst|altera_lvds_core20_iopll|outclk[6] OUTCLK...
Timing
TingJiangT_Intel's avatar
TingJiangT_Intel
Icon for Contributor rankContributor
1 year ago

Could you show the detail path in Timing analyzer and share the solution you tried.

Thanks