Timing constraints, collection naming, tool flow, and clock gating

Hi All and sorry for the verbose subject. I'm trying to close timing on a design which uses a lot of clock gating throughout the design. I believe the mapper does not read in a specified SDC f...