Timing Closure - Where to start

Hello All I have been handed a large (for me) FPGA design, which seems to have no timing closure, but has just been done.... and when tested on the hardware it appears to work. I have done the tut...