Timing Analyzer Inter-Path-Competition in Nios sub-system

I am trying to close out timing in my Arria-10 FPGA design, using Quartus Prime V19.1.0 pro edition. I clicked on the link to "report timing closure recommendations" This opened Timing Analyzer whic...