Timing achieved by a single DSP is more than frequency given in document?

I have instantiated a sigle multiplier as below: `timescale 1 ns / 1 ps module modules(clk, rst, i_conv_clken, i_input_data_a, i_input_data_b, o_mult_re...