Altera_ForumHonored Contributor13 years agoTimequest(SDC): constraining posedge launch negedge latch Hello guys, How do you contrain a posedge launch register going to a negedge latch register? My circuit contains a series of posedge and negedge driven flops, daisychained. It's function i...Show More
Altera_ForumHonored Contributor13 years agoSo my contraint was OK. Just need to figure out how to fix my code then... Thanks!!!
Recent DiscussionsConnection bit order between hierarchyFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)