Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

timeQuest timing analayzer

Hi All I successfully finished a full processing analysis for my design circuit, the clock in timeQuest timing analayzer indicate that the (max. freq.=443.07 MHz) where the Restricted FMax. is 25...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

i think restricted fmax can indicate timing failures in macro timing models. for example, RAM or DSP blocks may have a large black box type of timing model rather than modelling individual paths in the block

as KJ indicated, you can't work around this without rearchitecting (which may mean changing RAM block modes, etc)