Timequest: Q about interconnect delay effect on clock duty cycle

Hello all, Being new to FPGA design, I created a simple design for analyzing the effects on routing a signal across an FPGA. For a Stratix V, I set a clock input pin to traverse the interconnec...