Altera_ForumHonored Contributor17 years agotime constarint a clock generated by a counter hello everyone, i have a module that runs on a clock generated by a counter, so do i have to define that clock when i am time constraing the design or just defining the main clock is enough...Show More
Recent DiscussionsConnection bit order between hierarchyFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)